

## Design for Testability

<b>CourseCode</b>	23EC4702A	<b>Year</b>	IV	<b>Semester</b>	I
<b>Course Category</b>	PE-V	<b>Branch</b>	ECE	<b>Course Type</b>	Theory
<b>Credits</b>	3	<b>L-T-P</b>	3-0-0	<b>Prerequisites</b>	Digital circuit design, VLSI.
<b>ContinuousInternal Evaluation</b>	30	<b>Semester End Evaluation</b>	70	<b>Total Marks</b>	100

---

Course Outcomes		
Upon successful completion of the course, the student will be able to		BL
<b>CO1</b>	Acquire verification knowledge and test evaluation	L4
<b>CO2</b>	Design for testability rules and techniques	L3
<b>CO3</b>	Utilize the scan architectures for different digital circuits	L4
<b>CO4</b>	Design of built-in-self test	L3

---

Contribution of Course Outcomes towards achievement of Program Outcomes & Strength of correlations (3-High, 2: Medium, 1:Low)													
COs	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PSO1	PSO2
<b>CO1</b>	3	2			2							2	
<b>CO2</b>	3				2							2	
<b>CO3</b>	3	2			2							2	
<b>CO4</b>	3				2							2	
<b>Avg.</b>	3	2			2							2	

Syllabus		
UnitNo.	Contents	Mapped CO
1	<b>Introduction to Testing:</b> Testing Philosophy, Role of Testing, Digital and Analog VLSI Testing, VLSI Technology Trends affecting Testing, Types of Testing, Fault Modeling: Defects, and Faults, Levels of Fault Models, Single Stuck-at Fault.	CO1
2	<b>Logic and Fault Simulation:</b> Simulation for Design Verification and Test Evaluation, Modeling Circuits for Simulation, Algorithms for Fault Simulation, ATPG.	CO2
3	<b>Testability Measures:</b> Controllability and Observability, High Level Testability Measures, Digital DFT and Scan Design: Ad-Hoc DFT Methods, Scan Design, Partial-Scan Design.	CO3
4	<b>Built-In Self-Test:</b> The Economic Case for BIST, Random Logic BIST: Definitions, BIST Process, Pattern Generation, Response Compaction, Built-In Logic Block Observers, System, Memory BIST, Delay Fault BIST.	CO4
5	<b>Boundary Scan Standard:</b> Motivation, System Configuration with Boundary Scan: TAP Controller and Port, Boundary Scan Test Instructions, Pin Constraints of the Standard, Pin Descriptions.	CO3

---

<b>Learning Resources</b>	
<b>Text Books</b>	
1	M.L. Bushnell, V. D. Agrawal, “Essential of Electronic Testing for Digital, Memory and Mixed Signal VLSI Circuits”, Kluwer Academic Publishers, 2002
<b>Reference Books</b>	
1	M. Abramovici, M. A. Breuer and A.D Friedman, “Digital Systems and Testable Design”, Jaico Publishing House, 2001
2	P. K. Lala, “Digital Circuits Testing and Testability”, Academic Press,1997
<b>e- Resources &amp; other digital material</b>	
1	<a href="https://nptel.ac.in/courses/117105137">https://nptel.ac.in/courses/117105137</a>