# P.V.P SIDDHARTHA INSTITUTE OF TECHNOLOGY (AUTONOMOUS) DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING



|          | Department OF ECE |   |   |                          |  |  |  |  |
|----------|-------------------|---|---|--------------------------|--|--|--|--|
| S.<br>No | Depart            | Title and dates of programmes   | Resource Persons  | participants             |  |  |  |  |
|          |                   | PERIOD FROM 01.7.2024 to 1.4.20   | 25  |                          |  |  |  |  |
| 1        | ECE               | Opportunities for Higher Education, 24-07-2024  | E. Ramarao<br>Sr. Counselor &<br>Marketing Trainer<br>GLOBAL DEGREES<br>EDUCATION<br>Vijayawada   | IVECE (105)              |  |  |  |  |
| 2        | ECE               | Artificial Intelligence based Speech<br>Processing, 16-08-2024                              | Anil Kumar Vuppala.<br>Associate Professor,<br>IIIT Hyderabad.  | IIECE&<br>IVECE(143<br>) |  |  |  |  |
| 3        | ECE               | Energy Efficient VLSI Circuit Design with CMOS Devices, 6-2-2025                            | Dr Ramesh Vaddi<br>Associate Professor,<br>Electronics and<br>Communication<br>Engineering<br>SRM University<br>Amaravati<br>Andhra Pradesh   | IIIECE                   |  |  |  |  |
| 4        | ECE               | Circuits for energy efficient processing of<br>Deep Neural Networks on AI Edge,6-2-<br>2025 | Dr V Udaya Sankar<br>Assistant Professor,<br>Electronics and<br>Communication<br>Engineering<br>SRM University<br>Amaravati<br>Andhra Pradesh | IIIECE                   |  |  |  |  |

### PVP SIDDHARTHA INSTITUTE OF TECHNOLOGY KANURU, VIJAYAWADA – 7.

Dept. of E.C.E.

### **GUEST LECTURES & SEMINARS COMMITTEE**

Date: 24-07-2024

This is to inform all the concerned that an expert talk on "Opportunities for Higher Education "is being arranged" by ECE Dept. with the details as under:

Topic:

"Opportunities for Higher Education"

Speaker:

E. Ramarao

Sr. Counselor & Marketing Trainer GLOBAL DEGREES EDUCATION

Venue:

Room No.113 (Gnd Floor)

Time & Date:

1.00 P.M, 24-07-2024

Note: 1) Students of IVECE are required to attend without fail.

L. Languella Faculty Co-ordinator,

Guest Lectures & Seminars Committee.

CC: 1. Notice Board.

2. Principal for Information.

(Dr.C.Subba Rao) PROF. & H.O.D.

HEAD

Electronics & Communication Engg. Dept.
PRASAD V.POTLURI
U DUARTUA INSTITUTE OF TECHNOLOGY
CANURU, VIJAYAWADA-520 007.

### PVP SIDDHARTHA INSTITUTE OF TECHNOLOGY KANURU, VIJAYAWADA – 7.

Dept. of E.C.E.

#### **GUEST LECTURES & SEMINARS COMMITTEE**

Date: 14-08-2024

This is to inform all the concerned that an expert talk on "Speech Processing "is being arranged by ECE Dept. with the details as under:

Topic:

"Artificial Intelligence based Speech Processing"

Speaker:

Anil Kumar Vuppala. Associate Professor, IIIT Hyderabad.

Venue:

Auditorium

Time & Date:

10.30 A.M, 16-08-2024

Note: 1) Students of IIECE & IVECE are required to attend without fail.

Faculty Co-ordinator,
Guest Lectures & Seminars Committee.

CC:

1. Notice Board.

2. Principal for Information.

(Dr.C.Subba Rao) PROF. & H.O.D.

Electronics & Cormuni to 1 1 12 2 1 PRASAD V.POTLURI SIDDHARIHA INSTITUTE DE TECHNOTORY \*AMURU VUAYAWADA: 520 007

### PVP SIDDHARTHA INSTITUTE OF TECHNOLOGY KANURU, VIJAYAWADA – 7.

### Dept. of E.C.E.

### **GUEST LECTURES & SEMINARS COMMITTEE**

Date: 5-02-2025

This is to inform all the concerned that an expert talk on "VLSI "is being arranged by ECE Dept. with the details as under:

Topic:

"Energy Efficient VLSI Circuit Design with CMOS Devices,"

Speaker:

Dr Ramesh Vaddi

Associate Professor,

Electronics and Communication Engineering

SRM University

Amaravati

Andhra Pradesh.

Venue:

Embedded systems Lab

Time & Date:

10.00 A.M, 6-2-2025

Note: 1) Students of IIIECE are required to attend without fail.

Guest Lectures & Seminars Committee.

CC:

1. Notice Board.

2. Principal for Information.

(Dr.C.Subba Rao)

PROF. & H.O.D.

Electronics & Communication Engg.Dept. TRASAC V.POTLURI THA INSURATE OF TECHNOLOGY

Marie LU, VISANAWADA-520 007.

### PVP SIDDHARTHA INSTITUTE OF TECHNOLOGY KANURU, VIJAYAWADA – 7.

### Dept. of E.C.E.

### **GUEST LECTURES & SEMINARS COMMITTEE**

Date: 5-02-2025

This is to inform all the concerned that an expert talk on "Neural Networks "is being arranged by ECE Dept. with the details as under:

Topic:

"Circuits for energy efficient processing of Deep Neural Networks on AI Edge"

Speaker:

Dr V Udaya Sankar

Assistant Professor,

Electronics and Communication Engineering

SRM University

Amaravati

Andhra Pradesh

Venue:

Embedded systems Lab

Time & Date:

11.30 A.M, 6-2-2025

Note: 1) Students of IIIECE are required to attend without fail.

Faculty Co-ordinator,

Guest Lectures & Seminars Committee.

CC:

1. Notice Board.

2. Principal for Information.

(Dr.C.Subba Rao) PROF. & H.O.D.

Electronics & Communication Engg.Dept.
PRASAD V.POTLURI
SIDDHARTKA INSTITUTE OF TECHNOLOGY
KANURU, VIJAYAWADA-520 007.

HEAD

# ;P.V.P SIDDHARTHA INSTITUTE OF TECHNOLOGY (AUTONOMOUS) DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING



| S.<br>No | Departmen | t Title and dates of workshops   | Resource Persons   | participants   |
|----------|-----------|--|--|--|
|          |           | 2025   |  |  |
| 1        | ECE       | One week workshop on PCB Design IIECE_ SI 27-8-24 to 02.09.2024 and IIECE_ S2 23.12.2024 to 28.12.2024                                     | Program Coordinator:Haji Habibulla MD, Sr. Asst. Prof.,ECE Resource Person:Rubeena ,Trainer APSSDC       | 2 <sup>nd</sup> year<br>ECE<br>students(14<br>2)       |
| 2        | ECE       | One day Workshop on GENAI: The New<br>Normal, 18-07-2024   | Uma Maheswar Desu,<br>CEO of VV Creations,<br>Vijayawada   | Faculty & students (9 faculty and 115 IIIECE students) |
| 3        |           | A Two Day Workshop On Advanced Simulation Tools for E.C.E. Laboratories In Association With IETE Vijayawada center), 20-9-2024 & 21-9-2024 | Dr. C. Subba Rao<br>Dr. Ch. Gangadhar<br>Dr.T.Maha Lakshmi<br>Mrs. L.Madhavi Devi<br>Mrs. D.Praveena Bai | Technicians<br>of<br>Engineering<br>colleges           |
| 4        | ECE /     | A 5 Days Workshop on Digital System Design Using FPGA  7 -9- 2024 to 19 -9- 2024, 91-10-2024 &03 -10- 2024                                 | Dr. Ch. Gangadhar<br>Dr.T.Maha Lakshmi<br>Mrs. D.Praveena Bai  | IIIECE<br>Students                                     |
| 5        | ECE T     | wo days Training Program on Cadence /LSI Tools on 24-1-2025 & 25-1-2025  | P.Rajendra<br>Application Engineer<br>Entuple Technologies,<br>Bangalore                                 | Faculty&<br>IV ECE<br>Students                         |

# P V P Siddhartha Institute of Technology Vijayawada, AP - 520007 DEPARTMENT OF ECE



One day Workshop on

# GENAI: The New Normal (Coding is Dead)

Resource Person: Uma Maheswar Desu CEO of VV Creations, Vijayawada

18-07-2024

Venue: Room No: 113

① 09.00 AM



# Department of Electronics & Communication Engineering (Accredited by NBA)

Prasad V. Potluri Siddhartha Institute of Technology
(Accredited by NAAC: A+)

Approved by AICTE New Delhi and Permanently Affiliated to JNTUK, Kakinada

# A 5 Days Workshop on Digital System Design Using FPGA

Resource Persons :- Dr. Ch. Gangadhar Dr. T. Mahalakshmi Mrs. Praveena Bhai

### No Registration Fee

Dates of Workshop: 17 September 2024 - 19 September 2024,
 October 2024 &
 October 2024

Venue :- VLSI LAB

- Theme: Hands-on training with Spartan 3E FPGA evaluation boards can be an excellent way to learn about digital design and FPGA programming.
- Intrested Students Send Their Details to this Email Id: dasari.maha@pvpsiddhartha.ac.in

For any Quires Contact

Dr. Ch. Gangadhar

Cell: +91-9440577560



### Prasad V Potluri Siddhartha Institute of Technology (AUTONOMOUS) NAAC A+ Approved by AICTE and permanently affiliated to JNTUK

Two days Training Program on Cadence VLSI Tools on 24 & 25 January - 2025

Schedule for Two days Training Program on Cadence VLSI Tools

Day-1:(24-01-2025)

Day-2:(25-01-2025)

Session-1: (10 am - 12 pm)

Session-1: (10 am - 12 pm)

Introduction to Semi-Custom IC Design Flow Cadence Solutions for Semi-Custom IC Design Functional Verification using Incisive RTL Synthesis using Genus Synthesis Solution

Session-2: (2 pm - 4 pm)

Physical Implementation using Innovus that includes

√Floor Planning ✓ Power Planning

✓Placement

✓ CTS
✓ Routing

**Timing Analysis** 

Power Analysis

Parasitic Extraction

Generation of GDSII

Introduction to Full Custom IC Design Flow Cadence Solutions for Custom IC Design Schematic Capture using Virtuoso

Schematic Editor

Symbol Creation

Testbench Creation using Virtuoso

Schematic Editor

Functional Simulation using Spectre

Monte Carlo Simulation

Session-2: (2 pm - 4 pm)

Layout Design using Virtuoso Layout Editor Physical Verification which includes DRC &

LVS

Parasitic Extraction using Quantus
Post Layout Simulation
Generation of GDSII



IPLE Trainer: P.Rajendra (Application Engineer)

Venue: Embedded Lab Room No: 357

Department of Electronics and Communication Engineering



## Department of Electronics & Communication Engineering

Prasad V. Potluri Siddhartha Institute of Technology
(Accredited by NAAC: A+)

Approved by AICTE New Delhi and Permanently Affiliated to JNTUK, Kakinada

## A 5 Days Workshop on

# Digital System Design Using FPGA

Resource Persons :- Dr. Ch. Gangadhar Dr. T. Mahalakshmi Mrs. Praveena Bhai

### No Registration Fee

- Dates of Workshop: 17 September 2024 19 September 2024,
   01 October 2024 &
   03 October 2024
- Venue:- VLSI LAB
- Theme: Hands-on training with Spartan 3E FPGA evaluation boards can be an excellent way to learn about digital design and FPGA programming.
- Intrested Students Send Their Details to this Email Id: dasari.maha@pvpsiddhartha.ac.in

For any Quires Contact

Dr. Ch. Gangadhar

Cell: +91-9440577560