Physical Design														
course Code		20EC4702C		Year		Г	V	Semester			Ι			
Course Category		Program Elective-IV		Branch		E	CE	Course Type		e	Theory			
Credits		3		L-T-P		3-(	)-0	Prerequisites		es	Nil			
Continuous Internal Evaluation		30		Semester End Evaluation			0	Total Marks		S	100			
Course Outcomes														
Upon successful completion of the course, the student will be able to														
CO1 Perform IO Design, Floorplan, Power Mesh, Place and Route of a small Design														
CO2	<b>D2</b> Build a clock tree meeting skew and transition requirements													
CO3	CO3 Understand and fix the timing violations at different stages													
CO4 Handle Congestion issues at various stages for a given die size														
CO5	CO5 Understand the Stick plan and layout of standard cells													
Mapping of course outcomes with Program outcomes (CO/ PO/PSO Matrix)														
Note: 1- Weak correlation 2-Medium correlation 3-Strong correlation														
*	- Aver	age v	alue i						strengt	0			0	
COs	PO 1	РО 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10	РО 11	PO 12	PSO 1	PSO 2
CO1	3	3	2	2	3								3	1
CO2	2	3	2	2	3								3	1
CO3	3	2	2	2	3								3	1
CO4	3	2	2	2	3								3	1
CO5	3	2	2	2	3								3	1
Averag e*														
(Round														
ed to	3	2	2	2	3								3	1
nearest														
integer)														
C-Nak-ra														
Unit	Syllabus       Unit     Contents   Mapped													
No.	Contents Mapped CO													
I	INTRODUCTION TO CMOS CIRCUITS AND LIBRARIES CO1													
	CMOS circuits – CMOS fabrication process, Transistor Layout,													
	Design rules, Stick diagrams, Spice files, Technology trends.													
	Transistor sizing, Latch-up and its Prevention techniques. Libraries: - Technology files, Standard cells, Input-Output pads,													
	Libra library					es, Sta	indar	u ce	iis, înp	ut-Out	put pa	aas,		
	norary	y unar	acterr	2au0	11									

II	SYNTHESIS BASIC AND TIMING CONCEPTS	CO3							
	ASIC Design flow. Verilog Netlist, Basic Synthesis, Design Rule								
	Constraints, Static Timing Analysis(STA) for Timing paths, Clock								
	Uncertainty, Latency,								
	CMOS Inverter: Operation, Delay, Power Dissipation, Wire load								
	models, Corners and its effects on Performance.								
III	PD(PHYSICAL DESIGN) OVERVIEW & FLOOR-	CO1,CO3							
	PLANNING								
	Introduction, Physical Design Flow, Input file for PnR, Floor								
	Planning: Goals & Objectives, Die size estimation, Design								
	Partitioning, I/O Planning and Pad Placement, Floor-plan								
	Considerations Macro Placement, Blockages and Bounds, Power								
	Grid Structure and Power Mesh Implementation.								
IV	PLACEMENT AND CLOCK TREE SYNTHESIS	CO1,CO2							
	Placement: - Introduction, Goals and Objectives, Placement								
	Phases (Global, Detail), Placement Considerations, Classifications								
	of Placement, Congestion Analysis,								
	Clock Tree Synthesis: - Introduction, Goals and Objectives, Clock								
	Tree Distribution Methodologies, NDR (Non Default Rules).								
V	ROUTING, EXTRACTION AND STA	CO1,CO4,C							
	Routing: - Introduction, Goals, and Objectives, Routing Phases	O5							
	(Global Routing, Detail Routing, Search and Repair), Routing								
	Considerations.								
	Extraction: - Introduction, Goals, and Objectives, Standard								
	Parasitic Extraction Format (SPEF). STA: - Timing analysis,								
	Crosstalk Delay.								
	Learning Resources								
Text l	Text Books								
1.Dan	1.Dan Clein, "CMOS IC Layout - Concepts, Methodologies and Tools", Newnes								

Publication, 2000.

2.Khosrow Golshan, "Physical Design Essentials - An ASIC Design Implementation Perspective", Springer, 2010.

## **Reference Books**

1.Michael John Sebastian Smith, "Application - Specific Integrated Circuits", Addison-Wesley Publication, 1999.

2.Neil H.E.Weste and Kamran Eshraghian, "Principles of CMOS VLSI Design", Addison-Wesley Publication, 1999.

3.John P. Uyemura, "Physical Design of CMOS ICs", PWS Publishing Company,1995.4.H. Chang, "Surviving the SOC Revolution", KAP Academic Publishers, 1999.