DIGITAL INTEGRATED CIRCUITS AND APPLICATIONS

Course Code	20EC4501B	Year	III	Semester	Ι
Course	Professional	Branch	ECE	Course Type	Theory
Category	Elective				
Credits	3	L-T-P	3-0-0	Prerequisites	DLD
Continuous	30	Semester	70	Total Marks:	100
Internal		End			
Evaluation:		Evaluation:			

Cours	Course Outcomes						
Upon	successful completion of the course, the student will be able to						
CO1	O1 Understand the basic features of Verilog HDL and logic families(L2)						
CO2	Build different levels of Modelling in Verilog HDL and logic gates using different						
	logic families (L3)						
CO3	Develop Verilog HDL code for various digital ICs of combinational logic (L3)						
CO4	Develop Verilog HDL code for various digital ICs of sequential logic (L3)						

Mapping of course outcomes with Program outcomes (CO/ PO/PSO Matrix)Note: 1- Weak correlation2-Medium correlation3-Strong correlation														
* - /	Aver	age va	alue in	dicate	es cou	rse co	rrelati	ion str	ength	with n	napped	PO		
COs	P 0 1	PO 2	PO 3	PO 4	РО 5	PO 6	РО 7	PO 8	PO 9	PO1 0	PO1 1	P 0 12	PSO 1	PSO 2
CO1		2			2								2	
CO2	3				3								3	
CO3	2				2								2	
CO4	2				2								2	
Average* (Rounded to nearest integer)	2	2			2								2	

	Syllabus					
Unit No.	Contents	Mapped CO				
Ι	Introduction to Verilog Need for HDL, Historical development	CO-1, CO-2				
	of Verilog, Module: Design module, Test bench, Importance of					
	Verilog in VLSI, Verilog data types and operators					
II	Different levels of Modelling					
	Gate level modelling: Gate types, Gate delays. Data flow					
	modelling: Continuous assignments, delays. Behavioral Modelling	CO-1, CO-2				
	:initial statement, always statement, procedural assignments,					
	conditional statements, multi way branching, loops					
	Logic Families Introduction to logic families, CMOS logic, TTL					
Ш	families, CMOS/TTL interfacing, low voltage CMOS logic and	CO-1, CO-2				
111	interfacing, Comparison of logic families, Familiarity with					
	standard 74XX series-ICs and 40 XX series-ICs.					
IV	Verilog models of the Combinational Logic ICs. Decoders,	CO-1,CO-2,				
	encoders, three state devices, multiplexers and demultiplexers,					
	Code Converters, comparators, adders & subtractors, ALUs,	00-5				
	Combinational multipliers					

V	Verilog models of the Sequential Logic ICs. Latches, flip-flops,	CO-1,CO-2,
v	counters and shift registers, impediments to synchronous design.	CO-4

٦

т

	Learning Resources				
Te	xt Books				
1.	Samir Palnitkar - Verilog HDL – A Guide to Digital Design and Synthesis, 2 nd Ed.,				
	Pearson Publishers, 2003				
2.	John F. Wakerly - Digital Design Principles & Practices – PHI/ Pearson Education Asia,				
	3 rd Ed.,2005				
Re	ference Books				
	1. J. Bhasker - Verilog Primer –, Pearson Education/ PHI, 3 rd Ed.,2003				
	2. Alan B. Marcovitz - Introduction to Logic Design –TMH, 2 nd Ed.,2003				
EI	Resources:				
	1. https://www.youtube.com/watch?v=FWE0-FOoE4s&list=PLUtfVcb-iqn-				
	EkuBs3arreilxa2UKIChl				
	2. https://www.youtube.com/watch?y=ow_gCaxPnmc				
