

## DSP PROCESSORS AND APPLICATIONS

<b>Course Code</b>	19EC4501B	<b>Year</b>	III	<b>Semester</b>	I
<b>Course Category</b>	Program Elective - I	<b>Branch</b>	ECE	<b>Course Type</b>	Theory
<b>Credits</b>	3	<b>L-T-P</b>	3-0-0	<b>Prerequisites</b>	Nil
<b>Continuous Internal Evaluation</b>	30	<b>Semester End Evaluation</b>	70	<b>Total Marks</b>	100

---

### Course Outcomes

Upon successful completion of the course, the student will be able to	
<b>CO1</b>	Develop the Computational Accuracies in DSP implementation. (L3)
<b>CO2</b>	Demonstrate Architectures for different DSP devices. (L2)
<b>CO3</b>	Evaluate different pipelining concepts. (L5)
<b>CO4</b>	Classify different DSP Processors.(L4)
<b>CO5</b>	Interpret different DSP algorithms. (L2)

---

### Contribution of Course Outcomes towards achievement of Program Outcomes & Strength of correlations (3: High, 2: Medium, 1: Low)

Cos	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2
<b>CO1</b>	3	3	2	2	2							2	2	1
<b>CO2</b>	3	3	3	2	2							2	2	1
<b>CO3</b>	3	3	2	2	2							2	2	1
<b>CO4</b>	3	3	3	2	2							2	2	1
<b>CO5</b>	3	3	2	2	2							2	2	1
<b>Average* (Rounded to nearest integer)</b>	3	3	3	2	2							2	2	1

---

### Syllabus

Unit No.	Contents	Mapped CO
I	<b>Computational Accuracy in DSP Implementations:</b> Number formats for signals and coefficients in DSP systems, dynamic range and precision, sources of error in DSP implementations, A/D conversion errors, DSP computational errors, D/A conversion errors, compensating filter.	CO1
II	<b>Architectures for Programmable DSP Devices:</b> Basic architectural features, DSP computational building blocks, bus architecture and memory, data addressing capabilities, address generation unit, programmability and program execution, speed issues, features for external interfacing.	CO2
III	<b>Execution Control and Pipelining:</b> Hardware looping, interrupts, stacks, relative branch support, pipelining and performance, pipeline depth, interlocking, branching effects, interrupt effects, pipeline programming models	CO3

IV	<b>Programmable Digital Signal Processors:</b> Commercial digital signal processing devices, data addressing modes of TMS320C54XX processors, memory space, program control, instructions and programming, on-chip peripherals, interrupts and pipeline operation of TMS320C54XX processors.	CO4
V	<b>Implementations of Basic DSP Algorithms &amp; Interfacing:</b> The Q-notation, FIR Filters, IIR Filters, interpolation filters, decimation filters, Computation of the signal spectrum, Memory space organization, External bus interfacing signals, Memory interface, Parallel I/O interface, Programmed I/O, Interrupts and I/O, Direct memory access (DMA).	CO5

**Learning  
Resources**

**Text Books**

1. Avtar Singh, S.Srinivasan, Digital Signal Processing, Cengage Learning, 2004.
2. Phil Lapsley, DSP Processor Fundamentals: Architectures and Features, IEEE Press, 1997.

**Reference Books**

1. Sen M.Kuo, Real-Time Digital Signal Processing, 2/e, Wiley Student Edition, 2010.
2. B.Venkata Ramani, M.Bhaskar, Digital Signal Processors, Architecture, Programming and Applications, Tata McGraw Hill, 2004.
3. 3.Jonatham Stein, Digital Signal Processing, Wiley Student Edition, 2005